

BIPOLAR FIELD-PROGRAMMABLE LOGIC ARRAY | 825100 82S100 (TRI-STATE)

APRIL 1975

82S101

OBJECTIVE SPECIFICATION

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S100 (Tri-State Outputs) and the 82S101 (Open Collector Outputs) are Bipolar Programmable Logic Arrays, containing 48 Product terms (AND terms), and 8 output functions. Each output function can be programmed either true active-High (Fp), or true active-Low (Fp). The true state of the output functions is controlled via an output Sum (OR) Matrix by a logical combination of 16-input variables, or their complements, up to 48 terms.

Both devices are field-programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include a chip-enable clocking input for output deskewing and inhibit. They feature either Open Collector or Tri-State outputs for ease of expansion of product terms and/or input variables.


FEATURES

- FIELD PROGRAMMABLE (Ni-Cr LINK)
- INPUT VARIABLES 16
- OUTPUT FUNCTIONS 8
- PRODUCT TERMS 48
- ADDRESS ACCESS TIME 50ns, MAXIMUM
- POWER DISSIPATION 600mW, TYPICAL
- INPUT LOADING (-100µA), MAXIMUM
- OUTPUT OPTION: TRI-STATE OUTPUTS - 82S100 OPEN COLLECTOR OUTPUTS -- 82S101
- OUTPUT DISABLE FUNCTION: TRI-STATE - Hi-Z **OPEN COLLECTOR - Hi**
- CERAMIC DIP

APPLICATIONS

LARGE READ ONLY MEMORY RANDOM LOGIC CODE CONVERSION PERIPHERAL CONTROLLERS LOOK-UP AND DECISION TABLES MICROPROGRAMMING ADDRESS MAPPING CHARACTER GENERATORS SEQUENTIAL CONTROLLERS

PIN CONFIGURATION



T	RUTH TA	BLE	_				
	LET:		_				
	$P_n = \prod_{0}^{15} (k$	mlm+	imĪm)	; k	= 0, 1,	X (Don't Care	e)
				n	= 0, 1,	2, , 47	
	where:						
1	Unprogram				= k _m =	: 0	
i	Programme			: j _m	= k _m		
	$S_r = f\left(\sum_{0}^{47}\right)$	P _n)		; r	≡p = 0	, 1, 2, , 7	
	MODE	Pn	CE	Fp	Fp*	S _r = f (P _n)	
	Disabled (82S101)	×		1	1		
	Disabled (82S100)		1	Hi-Z	Hi-Z	X	
		1	0	1	0	YES	١,

0


х

Read


0 0

0 o NO

BLOCK DIAGRAM



FPLA TYPICAL LOGIC PATH



SIGNETICS BIPOLAR FIELD-PROGRAMMABLE LOGIC ARRAY ■ 82S100, 82S101

ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RATING	UNIT
v_{cc}	Power Supply Voltage	+7	Vdc
V_{in}	Input Voltage	+5.5	Vdc
v_{OH}	High Level Output Voltage (82S101)	+5.5	Vdc
v_o	Off-State Output Voltage (82S100)	+5.5	Vdc
TA	Operating Temperature Range	0° to +75°	°c
T _{stg}	Storage Temperature Range	-65° to +150°	°c

ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq 75°C; 4.75V \leq V_{CC} \leq 5.25V

	PARAMETER	TEST C	ONDITIONS		LIMITS			
		1231 (DIVIDITIONS	MIN	TYP ²	MAX	UNIT	NOTES
V _{IH}	High-Level Input Voltage	V _{CC} = 5.25V		2			v	1
VIL	Low-Level Input Voltage	V _{CC} = 4.75V				0.8	l v	1 1
V _{IC}	Input Clamp Voltage	V _{CC} = 4.75V	, I _{IN} = -18mA		-0.8	-1.2	v	1, 7
V _{OH}	High-Level Output Voltage (82S100)	V _{CC} = 4.75V	, I _{OH} = -2mA	2.4			V	1, 5
V _{OL}	Low-Level Output Voltage	V _{CC} = 4.75V	, 1 _{OL} = 9.6mA		0.35	0.45	v	1, 8
I _{OLK}	Output Leakage Current (82\$101)		V _{OUT} = 5.25V V _{OUT} = 5.25V	-	1	40	μΑ	6
I _{O(OFF)}	Hi-Z State Output Current (82S100)	V _{CC} = 5.25V	V _{OUT} = 5.25V V _{OUT} = 0.45V		1 -1	40 -40	μΑ μΑ	6 6
I _{IH}	High-Level Input Current	V _{IN} = 5.5V	I		<1	25	μА	
IIL	Low-Level Input Current	V _{IN} = 0.45V		l .	-10	-100	μΑ	
los	Shart-Circuit Output Current (82S100)	V _{CC} = 5.25V,	V _{OUT} = 0V	-20		-70	mA	3, 7
lcc	V _{CC} Supply Current (82S100, 82S101)	V _{CC} = 5.25V			120	170	mA	4
CIN	Input Capacitance		V _{IN} = 2.0V		5		pF	
СО	Output Capacitance	V _{CC} = 5.0V	V _{OUT} = 2.0V		8	ł	pF	6

NOTES:

- 1. All voltage values are with respect to network ground terminal.

- 2. All typical values are at V_CC = 5V, T_A = 25°C.

 3. Duration of short circuit should not exceed one second.


 4. (c_C is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.
- Measured with V_{|L} applied to CE and a logic "1" stored.
 Measured with V_{|H} applied to CE.
- Test each output one at the time.
 Measured with a programmed logic condition for which the output under test is at a "0" logic level. Output sink current is supplied thru a resistor to VCC.

SIGNETICS BIPOLAR FIELD-PROGRAMMABLE LOGIC ARRAY = 82S100, 82S101

SWITCHING CHARACTERISTICS 0°C ≤T_A ≤+75°C, 4.75V ≤V_{CC} ≤5.25V

		TEST CONDITIONS					
	PARAMETER	TEST CONDITIONS	MIN TYP		MAX	UNIT	
Propagation Delay							
TIA	Input to Output	Cլ = 30pF		35	50	ns	
TCD	Chip Disable to Output	R ₁ = 270		15	20	ns	
TCE	Chip Enable to Output	R ₂ = 600		15	20	ns	

AC TEST FIGURE AND WAVEFORM



NOTES:

- 1. Positive current is defined as into the terminal referenced.
- Typical values are at V_{CC} = 5.0V, and T_A ≈ +25°C.

OBJECTIVE PROGRAMMING PROCEDURE

The 82S100/101 are shipped in an unprogrammed state, characterized by:

- A. All internal Ni-Cr links are intact.
- B. Each product term (P-term) contains both true and complement values of every input variable Im (P-terms always logically "FALSE").
- C. The Sum Matrix contains all 48 P-terms.
- D. The polarity of each output is set to active HIGH (Fp function).
- E. All outputs are at a LOW logic level.

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the Product Matrix, Sum Matrix, and Output Polarity outlined below,

OUTPUT POLARITY

PROGRAM ACTIVE LOW (Fp Function)

Program output polarity before programming Product Matrix and Sum Matrix. Program one output at the time.

- 1. Set GND (pin 14) to OV.
- 2. Do not apply power to the device (VCC, pin 28, open).
- 3. Apply $V_{OUT} = +18V$ to the appropriate output for 1ms, and return to OV.
- 4. Repeat step 3 to program other outputs.

VERIFY OUTPUT POLARITY

- 1. Set GND (pin 14) to OV, and VCC (pin 28) to +5V.
- 2. Enable the chip by setting CE (pin 19) to LOW logic
- 3. Disable input variables by applying VIN = +10V to all inputs In through 115.
- 4. Verify output polarity by sensing the logic state of outputs Fo through F7. All outputs at a HIGH logic level are programmed active HIGH (Fp function), while all outputs at a LOW logic level are programmed active LOW (Fp function).
- 5. Remove VIN = +10V from inputs to through 115.

PRODUCT MATRIX

PROGRAM INPUT VARIABLE

Program one input at the time and one P-term at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

- Set GND (pin 14) to OV, and VCC (pin 28) to +5V.
- Disable the chip by setting CE (pin 19) to HIGH logic
- 3. Disable input variables by applying VIN = +10V to all inputs In through 115.
- 4. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to

- outputs F0 through F5 with F0 as LSB. Use standard TTL logic levels,
- 5a. If the P-term contains neither 10 nor 10 (input is a Don't Care), fuse both 10 and 10 links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains I₀, set to fuse the I₀ link by lowering the input voltage to I₀ from V_{IN} = +10V to a HIGH logic level. Execute step 6.
- 5c. If the P-term contains 10, set to fuse the I₀ link by lowering the input voltage to I₀ from V_{IN} = +10V to a LOW logic level. Execute step 6.
- 6a. After 10μs delay, raise FE (pin 1) from 0V to +17V. The source must have a current limit of 250mA, and rise time of 10 to 50μs.
- After 10µs delay, pulse the CE input to +10V for a period of 1ms.
- 6c. After 10µs delay, return FE input to OV.
- Return input I₀ to a disable state by applying V_{IN} = +10V.
- 8. Repeat steps 5 through 7 for all other input variables.
- 9. Repeat steps 4 through 8 for all other P-terms.
- 10. Remove VIN = +10V from all input variables.

VERIFY INPUT VARIABLE

- 1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to +5V.
- 2. Enable F7 output by setting CE to +10V.
- Disable input variables by applying V_{IN} = +10V to inputs I₀ through I₁₅.
- Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to outputs F₀ through F₅.
- 5. Interrogate input variable to as follows:
 - A. Lower the input voltage to Io from V_{IN} = +10Vto a HIGH logic level, and sense the state of output F₇.
 - B. Lower the input voltage to I0 from a HIGH to a LOW logic level, and sense the logic state of output F7.

The state of Iq contained in the P-term is determined in accordance with the following truth table:

10	F ₇	Input Variable State Contained In P-Term
0	1 0	ī ₀
0 1	0	i ₀
0 1	1 1	Dont Care
0 1	0	(1 ₀), (10)

Note that two tests are required to uniquely determine the state of the input variable contained in the P-term.

- Return input I₀ to a disable state by applying V_{IN} = +10V.
- 7. Repeat steps 5 and 6 for all other input variables,
- 8. Repeat steps 4 through 7 for all other P-terms.
- 9. Remove V_{IN} = +10V from all input variables.

SUM MATRIX

PROGRAM PRODUCT TERM

Program one output at the time for one P-term at the time. All P_n links of unused P-terms in the Sum Matrix are not required to be fused.

- 1. Set GND (pin 14) to 0V, and VCC (pin 28) to +8.5V.
- Disable the chip by setting CE (pin 19) to a HIGH logic level.
- Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input variables I₀ through I₅, with I₀ as LSB. Use standard TTL levels.
- 4a. If the P-term is contained in output function F_0 $(F_0 = 1 \text{ or } F_0^* = 0)$, go to step 6.
- 4b. If the P-term is not contained in output function F_0 ($F_0 = 0$ or $F_0^* = 1$), set to fuse the P_n link by applying $V_{OUT} = +10V$ to output F_0 .
- 5a. After 10µs delay, raise FE (pin 1) from 0V to +17V.
- 5b. After 10µs delay, pulse the CE input to +10V for a period of 1ms.
- 5c. After 10µs delay, return FE input to 0V.
- 6. Repeat steps 4 and 5 for all other output functions.
- 7. Repeat steps 3 through 6 for all other P-terms.
- 8. Remove +8.5V from VCC.

VERIFY PRODUCT TERM

- 1. Set GND (pin 14) to 0V, and VCC (pin 28) to +8.5V.
- Enable the chip by setting CE (pin 19) to a LOW logic level.
- Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables In through 15, with In as the LSB. Use standard TTL levels.
- 4. To determine the status of the P_n link in the Sum Matrix for each output function F_p or F^{*}_p, sense the state of outputs F₀ through F₇. The status of the link is given by the following truth table:

Our	tput	
Active HIGH (F _p)	Active LOW (F _p *)	P-term Link
0	1	FUSED
1	0	PRESENT

- 5. Repeat steps 3 and 4 for all other P-terms.
- 6. Remove +8.5V from VCC.

SIGNETICS BIPOLAR FIELD-PROGRAMMABLE LOGIC ARRAY = 82S100, 82S101


			*****	SIG	NE															ogi	C A	RR	¥Υ	= 82	251	00,	829	310
						_	10	X 4	8 7	8	FPI	PI	300	RA	MΤ	AB	LEE	NT	RIË	s				_				
					١N	PUT	V/	\RIZ	ABL	Ε					ÖÜ	TPU	TF	UNC	TIC	Ň		T	υT	PUT	AC1	IVE	LEV	/EL
		-		Im		Trr		D	ON"	T C	ARE	Т	PR	OD.	TERI	M E	Ţ	MOZ	PRO	O. TE	RM FIN F		ΑC	TIVE	T	A	LOW	
			ı	H	+					_		╅				ıρ	\dashv	1001	rne	SEIV	114 7	P	_		\dashv	_		
				<u> </u>		L			_	<u> </u>		\perp			Α									Н			L	
S		i			NOT	E: Al m. as	l unu ust be DON	sed in prog	puts ramm RE.	ed				۸	IOTE.	are	indep	ender	on ent it of p it pola	ro.			٨	ΙΟΤΕ.	Prog	out Po tramm only.	larity ed	
VETI							_		=	PR	OD	UCT	TE	RM'	=	==	_			一	Ŧ		AC	TIVI				=
9					L				- 11	VPU	TV	ARI	ABI	.E (l _m)						Ι-	Ţ	<u> </u>	-	<u></u>	Γ	-	Γ
THIS PORTION TO BE COMPLETED BY SIGNETICS				NO.	1 5	1	1	1 2	1	10	<u>-</u> و		<u>ק</u>			۲ ₄ -	3	Γ <u>2</u>	"1"	15	F,	Ç	ĴŦP ! 5	ŲŢĪ	UN 3	CTI	<u>Σ</u> Ν <u>Γ</u>	0
9			1	0						П		П		1		T-	1			П				t		Ť		_
7.6			- [1													\vdash	_	\vdash			1	1	t	†	\vdash	\vdash	
LE LE			- [2				Г								\vdash					_	+	_	1	t^-	1	\vdash	_
Z Z			- 1	3											Т	T			†	$\vdash \vdash$	\vdash	1	1	†	 	\vdash		-
<u>6</u>	_		- 1	4										 		_		\vdash	1	$\vdash \dashv$	\vdash	+	\vdash	_	†	\vdash	\vdash	-
EC	Ļ			5											_	\vdash	T	\vdash	1	$\vdash \dashv$	\vdash	1	T		 	\vdash	\vdash	_
8	4.R			6						Г		Т	-	\vdash	\vdash	<u> </u>	\vdash		1		\vdash	+	t	\vdash	 	\vdash	Ι	<u> </u>
5	ο,			7		_				Т	1	t^-	\vdash	 	 	T		\vdash	_	$\vdash \vdash$	\vdash	+	\vdash	 	 	\vdash	-	
≥	CUSTOMER SYMBOLIZED PART#			8	\vdash	\vdash				\vdash	\vdash	 				\vdash	\vdash	-	1	$\vdash \dashv$	-	+	+	\vdash	╆-	 	 	-
2	77			9		_			1	├	 	 	 	-	-	┢	\vdash	\vdash	\vdash		-	+	\vdash	├	-	├-	-	-
<u> </u>	70			10		-	_	\vdash	 	\vdash	\vdash	┼─	\vdash	\vdash	-	┼	_	-	 	\vdash	\vdash	+	\vdash	┼	\vdash	\vdash	-	<u> </u>
2	W 8	0	- 1	11				├	┢╾	-	⊢		├	-	\vdash	+	-	-	╁	$\vdash\dashv$	\vdash	+		╀	⊢	├		<u> </u>
Si	S.	2		12			_	├	├	-	-	╌	├	-	\vdash	\vdash	-	-			-	+-	-	-	├	<u> </u>	_	<u> </u>
# -	05	DATE RECEIVED	50		_	H		┢	╀	-	├	⊢	<u> </u>	-		⊢		_	<u> </u>	Ш	\vdash	-	-	ـــــــــــــــــــــــــــــــــــــ	╙	<u> </u>	L.,	
Š	NE	Ĕ	2	13		_	<u> </u>	<u> </u>	-	_	<u> </u>	<u> </u>	<u> </u>	<u> </u>	_	↓			1	$\vdash \dashv$	\vdash	1		ļ	_	_	L	
ટ	ō	υ. 	ΝE	14		<u> </u>		L.	ļ	_		_	_	_	<u>_</u>	<u> </u>			1_		\vdash	<u> </u>	<u> </u>	<u> </u>		<u> </u>		
T CF (XXXX)	S	Ξ	COMMENTS	15		L_	<u></u>	<u> </u>	↓_	<u> </u>		<u> </u>		<u> </u>	L	<u> </u>		<u> </u>	ļ	\Box	L	-		lacksquare	<u> </u>			
Š	ટ	à	ဗ	16		L			↓_					<u> </u>		<u> </u>			Ь.			\perp	$oxed{oxed}$	L_				
				17				L	_			<u></u>										⊥_	_					
				18				L				L			_	辶			$oxed{oxed}$				L_		$oxed{oxed}$			
				19				<u> </u>	<u> </u>	_	<u> </u>			_	_	┖				Щ	L	\perp		<u> </u>	L			
				20				L.,			L_		L	_		L					L	1		L				
-1-1	- 1		i	21								L_			L								L					
	i	1		22																								
			- 1	23																		Γ						
	İ	- [. 1	24					L													T^{-}	П					
1 1			TE	25																		T						
1 1			DATE	26																		1	Г					
	- 1		7	27																		1			\vdash			_
				28												<u> </u>	П		П	\dashv		1				\vdash	\neg	
			i	29																\neg		T	Г		М	П	\neg	
				30										П					П	\neg	\vdash	+-						
			1	31			-			_	Г		_				Н		Н	\dashv	 	1-	\vdash		Н		_	_
1 1	1	1	REV	32							П			П			П		М	\dashv		1		\vdash	-			\neg
			4	33									$\overline{}$				Н		\Box	\neg	\vdash	t	_		\vdash	\neg	-	
1 1				34		-		_	-				$\overline{}$	\vdash			Н		\vdash			+-			\vdash		\dashv	-
		-	1	35	\dashv									\vdash			\vdash				-	†	\vdash	1	\vdash	-		-
	1	1		36		_	-						\vdash	\vdash			\dashv		Н	\dashv	\vdash	†		\vdash	-	-		
1 1		₹S		37												Н				-1	\vdash	 	\vdash	\vdash	\vdash	-	-	-
*	*	Ϋ́		38	\vdash			_	Н				-	\vdash	_	\vdash	\vdash	_			\vdash	+-	 		-	-	-+	\dashv
ER.	CE	Ţ.	E .	39	-	-		-		-			-	-	-	-	-	_	\vdash	\dashv	\vdash	+	-	\vdash				
CUSTOMER NAME. PURCHASE ORDEH	>	0	78	40	-	-	-	\vdash	\vdash		H		-	Н		-	\vdash		\vdash	\dashv	H	+		\vdash	-	\dashv	-	
èδ	DE	BER	Z	41		-		$\vdash \dashv$	Н		\vdash	-	_	\vdash		\vdash	\vdash	-	\vdash	\dashv	\vdash	+	H	\vdash	\dashv			-1
S.E	83	₹	Z	42	-	-			Н	\vdash			-	\vdash	-	\vdash					\vdash	+	\vdash	\vdash		-	\rightarrow	
ž Ž	ĭ	ž	Z	42	\dashv	-			-	\vdash		_		\vdash	_	\vdash	-		\vdash		 	+-	<u> </u>	\vdash			-	4
5 2	٧Ę	Ā	õ	44				-	\vdash	-	-		_	-		\vdash	-		$\vdash \dashv$		\vdash	 		\Box		\dashv	4	_
CUSTOMER NAME PURCHASE ORDER #	SIGNETICS DEVICE#	TOTAL NUMBER OF PARTS.	PROGRAM TABLE#	-			-	\vdash				_	Н	-		Щ	\dashv		 		\vdash	!			_	\rightarrow	\dashv	_
ت م	Š	=	4	45			\dashv		Ш		-			-		\Box	\dashv		 		—	↓	Ш		_	_	\dashv	_
				46		-	\dashv		\sqcup	\Box	_			_			_		\vdash	_	<u></u>		\vdash			_4	_	_
				47													1					1						

Both input and output fields of unused P-terms can be left blank.


PUNCHED CARD CODING FORMAT

The FPLA Program Table can be supplied directly to Signetics in Punched Card form, using standard 80-column IBM cards. For each FPLA Program Table, the customer should prepare an input card deck in accordance with the following format:

CARD No. 1 - Free format within designated fields.




CARD No. 2 -



Output Active Level entries are determined in accordance with the following table:

OUTPUT ACTIVE LEVEL
ACTIVE HIGH ACTIVE LOW
H

CARD No. 3 through No. 50



Product Term No. (00 through 47)

Input Variable and Output Function entries are determined in accordance with the following table:

	INPUT	VARIABLE	OUTPUT FUNCTION							
¹ m	a_	DON'T CARE	PROD. TERM PRESENT IN F	PROD. TERM NOT PRESENT IN F						
Н	Г	X	A							
		sed inputs must be as DON'T CARE.	Note: Output Function entries are independent of programmed output polarity.							

CARD No. 51




Comments (free format)

Note: Product Term cards 3 through 50 can be in any order. Not all 48 Product Terms need to be present. Unused Product Terms require no entry cards, and will be skipped during the actual programmin sequence.

'APER TAPE CODING FORMAT

The FPLA Program Table can also be sent to Signetics in ASCII tape format via TWX, or air mail using any type of 8-level tape(paper, mylar, fanfold, etc.). A number* of Program Tables can be sequentially assembled on a continuous tape as follows:

- A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:
- 1. Customer Name 4. Purchase Order No.
- 2. Customer TWX No.
- 5. Number of Program Tables _____ 3. Date_______ 6. Total Number of Parts______
- B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:
- 1. Signetics Device No. ______ 4. Date ____
- 2. Program Table No. _______ 5. Customer Symbolized Part No. ______
- 3. Revision ______ 6. Number of Parts ______
- C. Program Table data blocks are initiated with an STX character, and terminated with an ETX character. The body of the data consists of Output Active Level, Product Term, and Output Function information seperated by appropriate identifiers in accordance with the following format:



Entries for the 3 Data Fields are determined in accordance with the following Table:

	INPUT	VARIABLE	OUTPUT	FUNCTION	OUTPUT ACT	IVE LEVEL			
_ _E	I _m	DON'T CARE	PROD. TERM PRESENT, IN F	PROD. TERM NOT PRESENT IN F	ACTIVE HIGH	ACTIVE LOW			
Н	L	x	Α	H L					
		used inputs must be as DON'T CARE.	Note: Output Func dent of programme	tion entries are indepen- d output polarity		out Polarity ed once only			

Although the Product Term data are shown entred in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.

Carriage returns, line feeds, and rubout statements may be interspersed between data groups to facilitate an orderly, easily readable teletype printout. This information will be ignored by the programmer during programming. Comments are also allowed between data fields, provided that an asterisk (*) is not used in any heading or comment entry. When correcting or deleting entries, limit consecutive rubouts to less than 25.

* Limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter,